sha512

KO | EN

gitlite — search

#javascript #python #hacktoberfest #react #ai #typescript #llm #go #golang #android #machine-learning #rust #deep-learning #linux

(★ 46)

Verilog implementation of the SHA-512 hash function.

sha512 Latest Version Download

Download Latest Version (.zip)

// repository documentation

Was this content helpful?

★ 0 (0 ratings)

sha512
======
## Status ##
The core is completed and is considered mature. The core has been used
in more than one FPGA design.

## Introduction
Verilog implementation of the SHA-512 hash function. This implementation
complies with the functionality in NIST FIPS 180-4. The implementation
supports the SHA-512 variants SHA-512/224, SHA-512/256, SHA-384 and
SHA-512.

### Contact information ##

Assured provides customer support including customization, integration
and system development related to the core. For more information,
please contact [Assured Security
Consultants](https://www.assured.se/contact).

## Implementation details ##
The core uses a sliding window with 16 64-bit registers for the W
memory. The top level wrapper contains flag control registers for init
and next that automatically resets. This means that the flags must be
set for every block to be processed.

## FuseSoC
This core is supported by the
[FuseSoC](https://github.com/olofk/fusesoc) core package manager and
build system. Some quick  FuseSoC instructions:

Install FuseSoC
~~~
pip install fusesoc
~~~

Create and enter a new workspace
~~~
mkdir workspace && cd workspace
~~~

Register sha512 as a library in the workspace
~~~
fusesoc library add sha512 /path/to/sha512
~~~
...if repo is available locally or...
...to get the upstream repo
~~~
fusesoc library add sha512 https://github.com/secworks/sha512
~~~

Run tb_sha512 testbench
~~~
fusesoc run --target=tb_sha512 secworks:crypto:sha512
~~~

Run with modelsim instead of default tool (icarus)
~~~
fusesoc run --target=tb_sha512 --tool=modelsim secworks:crypto:sha512
~~~

## Implementation results

### Xilinx FPGAs ###
Implementation results using ISE 14.7.

***Artix-7***
- xc7a200t-3fbg484
- 4869 Slice LUTs
- 1575 Slices
- 3918 regs
- 96 MHz

***Spartan-6***
- xc6slx45-3csg324
- 4333 LUTs
- 1300 Slices
- 3853 regs
- 57 MHz

### Altera FPGAs ###

***Altera Cyclone V GX***
- 2923 ALMs
- 3609 Registers
- 80 MHz max clock frequency

sha512

sha512 Latest Version Download

Today's picks

Was this content helpful?

Recent Feedback

sha512

sha512 Latest Version Download

Today's picks

Was this content helpful?

Recent Feedback

Download README