KO
|
EN
gitlite — search
Search
#typescript
#ai-agents
#ai
#dsh-plugin
#deepseek-harness
#open-source
#cli
#claude-code
#codex
#developer-tools
#react
#windows
CSI2Rx
★ 420
Open GitHub ↗
Open Source 4k CSI-2 Rx core for Xilinx FPGAs
Download README (.md)
Explore Similar Repositories
agents
:
AI agent tooling for data engineering workflows.
b2b-starter-medusa
:
Official Medusa B2B Starter template. Features common B2B ecommerce requirements and can be easily adapted and extended.
liquid-cache
:
Pushdown cache for DataFusion
AspNetSaml
:
Very simple SAML 2.0 consumer module for ASP.NET/C#
SER-datasets
:
A collection of datasets for the purpose of emotion recognition/detection in speech.
// repository documentation
Was this content helpful?
★ 0
(0 ratings)
Select Rating:
★
★
★
★
★
Submit Feedback
Recent Feedback
×
Download README
Do you want to download the
README.md
file for
CSI2Rx
?
Download (.md)
# MIPI CSI-2 IP Cores The _vhdl\_rx_ folder contains a tried-and-tested high performance CSI-2 receiver core in VHDL. This can handle 4k video at over 30fps (most likely 60fps with a suitable camera module). This has been tested with the OV13850 camera module with a Xilinx Kintex-7 FPGA. It is currently limited to a 4-lane and 10bpp without modification, other parameters such as timing can be modified at compile time. Also in this folder are an example project and some miscellaneous VHDL support IP such as an AXI-4 framebuffer controller. The _verilog\_cores_ contains work-in-progress CSI-2 transmit and receive cores in Verilog. These are designed to be more flexible and run on a variety of platforms. The first target will be 640x480 video using a Raspberry Pi camera with an iCE40 FPGA. All cores are licensed under the MIT License, see LICENSE for details.
