SimpleCPU

โ˜… 123 Open GitHub โ†—

An open source CPU design and verification platform for academia

Explore Similar Repositories

qwentts.cpp : Local AI text-to-speech with voice cloning and voice design, powered by GGML. C++17 port of Qwen3-TTS (QwenLM/Qwen3-TTS). 10 languages, 24 kHz mono output, runs on CPU, CUDA, ROCm, Metal, Vulkan.
Riscy-SoC : Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
basic_rv32s : ๐ŸŽ“ Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.
opendcdiag : OpenDCDiag is an open-source project designed to identify defects and bugs in CPUs. It consists of a set of tests built around a sophisticated CPU testing framework.
mips-simulator : ๐Ÿ’ป A 5-stage pipeline MIPS CPU design in Haskell.
// repository documentation