Verilog2Spice

Simple strutured VERILOG netlist to SPICE netlist translator

// repository documentation