512-bit AES using 128-bit AES in Verilog (FPGA-modelsim)
Do you want to download the README.md file for 512-Bit-AES-Encryption?