KO | EN

GitLite

Minimalist Open Source Repository Search Engine

gitlite — search

#developer-tools #typescript #dsh #dsh-plugin #ai-agent #codex #ai-agents #deepseek-harness #claude-code #cli #react #mcp

humble_ice

★ 46 Open GitHub ↗

A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.

// repository documentation

Was this content helpful?

★ 0 (0 ratings)

## 🚧 Work in Progress... 🚧
<hr/>

# Humble iCE

Humble iCE is a low cost FPGA development board based on Lattice iCE40UP5k and 
Raspberry Pi RP2040.

|Front |Back |
|---|---|
|![hi-front](https://raw.githubusercontent.com/mkvenkit/humble_ice/main/images/hi-front.jpg)| ![hi-front](https://raw.githubusercontent.com/mkvenkit/humble_ice/main/images/hi-back.jpg)|

## Hardware

1. Lattice Semiconductor iCE40UP5k FPGA 
2. Raspberry Pi RP2040
3. 32 Mb Flash
4. 2 x 2x20 2.54 mm headers (3 x PMOD iCE40, 1 x PMOD RP2040) 
5. RP2040 SWD (debug) header
6. 1 x Red LED RP2040
7. 1 x Blue LED iCE40
8. 1 push button reset
9. 1 push button RP boot 
10. 1 push button iCE40
11. USB Type-C connector
12. 4 x mounting holes

The schematic for the board can be found [here][1].

## Purchasing Humble iCE

If you are in India, please [sign up here][6] to reserve a board. If you are ourside 
India, please sign for our [GroupGets campaign][7].

## Using Humble iCE

Please read the [Getting Started with Humble iCE][2] guide to get started 
with your board.

If you would like to modify the firmware on the RP2040 on Humble iCE, please 
read the [Customizing Humble iCE][5] document.

## Architecture

The RP2040 serves as the bitstream uploader and communication bridge for iCE40. 
4 extra GPIO lines connect the two chips. In the default RP firmware, it exposes two CDC 
USB ports when plugged in. One is used to send the bitstream from your computer 
using a Pythion script. The second port can be used to communicate with a UART 
module in FPGA fabric. RP receives the bistream and uploads it via SPI to the 
FPGA. To save costs, we're using SPI slave mode configuration for this board. 
The bitstream is saved in the flash. When the RP boots up, if it finds a 
bistream in the flash, it will upload it to iCE40 via SPI.

Another cost saving measure used in the board: the XTAL on RP2040 is used 
to supply the clock for the iCE40 using *clk_gpout*.

There are more possibilities here - for instance, with custom RP firmware, you 
can use the iCE40 as a compute accelerator and transfer data back and forth 
via SPI using the 4 lines.

## Pinout

Here's the pinout for the board.

## Board dimensions

Here are the board dimensions for Humble iCE.

## Acknowledgment

I'd like to thank [Sivaprakash S][3] for his help with PCB design and assembly. I 
would also like to thank [Venkat Rangan][4] for reviewing the schematic, and 
for many helpful discussions.

[1]: https://github.com/mkvenkit/humble_ice/blob/main/hi_schematic_v_0.3.pdf
[2]: https://github.com/mkvenkit/humble_ice/blob/main/getting_started.md
[3]: https://twitter.com/SivaPrakazh
[4]: https://tinyvision.ai/
[5]: https://github.com/mkvenkit/humble_ice/blob/main/customizing.md
[6]: https://mailchi.mp/8d2085ed48df/humble-ice-budget-fpga-dev-board-based-on-lattice-ice40up5k-and-raspberry-pi-rp2040
[7]: https://groupgets.com/campaigns/1062-humble-ice

humble_ice

Explore Similar Repositories

Was this content helpful?

Recent Feedback

Download README